

United States Patent and Trademark Office

MN

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/799,852	03/12/2004	Isamu Miyanishi	2271/71532	2074
7590 05/21/2007 Ivan S. Kavrukov, Esq. Cooper & Dunham LLP			EXAMINER	
			ZAMAN, FAISAL M	
1185 Avenue of the Americas New York, NY 10036			ART UNIT	PAPER NUMBER
•			2111	
			MAIL DATE	DELIVERY MODE
			05/21/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

·	Application No.	Applicant(s)				
	10/799,852	MIYANISHI ET AL.				
Office Action Summary	Examiner	Art Unit				
	Faisal Zaman	2111				
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATIO 36(a). In no event, however, may a reply be till apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. mely filed the mailing date of this communication. ED (35 U.S.C. § 133).				
Status		•				
1) Responsive to communication(s) filed on <u>09 M</u>	<u>1arch 2007</u> .					
·=	<i>,</i> —					
•	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	<u>:x рапе Quayie, 1935 С.</u> D. 11, 4	53 O.G. 213.				
Disposition of Claims						
4) ⊠ Claim(s) 1-20 is/are pending in the application 4a) Of the above claim(s) is/are withdray 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-20 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	wn from consideration.					
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on 12 March 2004 is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Example 11.	a)⊠ accepted or b)☐ objected to drawing(s) be held in abeyance. Se tion is required if the drawing(s) is ob-	e 37 CFR 1.85(a). ejected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Burear * See the attached detailed Office action for a list	is have been received. Is have been received in Applicat rity documents have been receiv u (PCT Rule 17.2(a)).	ion No ed in this National Stage				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal I					
 Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 	5) Notice of Informal I 6) Other:	Patent Application (PTO-152)				

DETAILED ACTION

Response to Amendment

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1 and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Kasebayashi et al. ("Kasebayashi") (U.S. Patent No. 5,758,191).

Regarding Claims 1 and 10, Kasebayashi discloses a communications interface apparatus (Figure 2, item 100, Column 4, lines 57-61) comprising:

A register circuit storing data to be transferred to a host computer (Figure 3, item 11, Column 5, lines 46-49);

A first memory storing first information indicating a specific address of the register circuit and representing an access to the communications interface apparatus executed by the host computer for a data transfer (Figure 3, item 12, Column 5, lines 49-52);

A second memory storing second information, sent in association with the first information stored in the first memory and corresponding to said data to be transferred to said host computer, to be written into the register circuit at the specific address indicated by the first information stored in the first memory (Figure 3, item 14, Column 5, lines 57-61; ie. the read unit 14 actively reading data from magnetic disk 13 and

separately writing the data to buffer 11 [using two distinct steps] would indicate that internal memory is necessarily required); and

A control circuit configured to perform an information writing operation for writing the first information into the first memory and the second information into the second memory in chronological order of accesses executed, in connection with said data to be transferred to said host computer (Figure 3, item 14, Column 5, lines 57-61; it is understood that the read unit 14 comprises of both a memory and a control circuit since both functions are performed as disclosed in Kasebayashi).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 2, 3, 9, 11, 12, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kasebayashi, in view of Tsuda et al. ("Tsuda") (U.S. Patent No. 6,799,242).

Kasebayashi discloses the communications interface apparatus according to Claim 1 as described above.

Regarding Claim 2, 3, 11, and 12, Kasebayashi discloses wherein the control circuit performs the information writing and reading operation for writing and reading the

Art Unit: 2111

first information into the first memory and the second information into the second memory in chronological order of accesses executed (Kasebayashi, Figure 3, item 17, Column 6, lines 5-10).

Kasebayashi does not expressly disclose wherein the control circuit performs the information writing operation for writing the first information into the first memory and the second information into the second memory in chronological order of accesses executed, when an operation mode of the communications interface apparatus is changed from a low power consumption mode to a regular operation mode.

In the same field of endeavor (e.g. reading data from a disc for use by a computer), Tsuda discloses wherein a control circuit performs an information writing operation to write a first information into a first memory (Tsuda, Column 8, lines 19-21; ie. TOC transfer command being transferred to memory control circuit 61) and a second information into a second memory in chronological order of accesses executed (Tsuda, Column 8, lines 21-25; ie. TOC data is transferred from SRAM 56 to buffer RAM 7), when an operation mode of the communications interface apparatus is changed from a low power consumption mode to a regular operation mode (Column 8, lines 11-12; ie. sleep mode to normal operational mode).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined Tsuda's teachings of reading data from a disc for use by a computer to the teachings of Kasebayashi, for the purpose of providing a disc apparatus having a reduced power consumption during a sleep mode for greater efficiency in a computing system (see Tsuda, Column 3, lines 28-30).

Kasebayashi also provides motivation to combine by stating it is an object of the invention to increase efficiency in a disc apparatus that communicates with a host system (see Kasebayashi, Column 2, lines 18-23).

Regarding Claims 9 and 18, the examiner takes Official Notice that the integration of a register circuit, a first and second memory, and a control circuit into a single integrated chip in the type of system disclosed was well-known in the art at the time of the Applicant's invention and the use of it would not change the scope of the invention. Therefore, it would be obvious to one of ordinary skill in the art to integrate the register circuit, the first and second memories, and the control circuit into a single integrated chip.

5. Claims 4-6 and 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kasebayashi-Tsuda as applied to Claim 2 above, and further in view of Yamada et al. ("Yamada") (U.S. Patent No. 6,470,439).

Kasebayashi-Tsuda discloses the invention substantially as claimed.

Regarding Claims 4 and 13, Kasebayashi-Tsuda discloses wherein the control circuit conducts the information writing operations with respect to the first and second memories (Kasebayashi, Figure 3, item 12 and item 17, respectively) in synchronism with each other and conducts the information reading operations with respect to the first and second memories in synchronism with each other (Kasebayashi, Column 6, lines 1-5).

In same field of endeavor (e.g. the use of a memory control circuit in controlling memory used in various electronic devices), Yamada teaches the following limitation, which Kasebayashi-Tsuda does not expressly disclose:

Wherein a memory comprises a first-in and first-out memory (Yamada, title, abstract) including a specific number of buffer areas into which data from an external device is written (Yamada, Column 3, lines 18-31).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have incorporated Yamada's teachings of the use of a memory control circuit in controlling memory used in various electronic devices with the teachings of Kasebayashi-Tsuda, for the purpose of providing a FIFO memory control circuit in which the amount of effective data in a memory can be correctly counted so that when the frequencies of a read clock and a write clock are different, data is prevented from being lost by being overwritten, and data is prevented from being read out twice (see Yamada, Column 6, lines 18-22). Kasebayashi-Tsuda provides motivation to combine by stating it is an object of the present invention to have an efficient system while reducing power consumption in a device during a sleep mode (see Tsuda, Column 3, lines 28-30).

Regarding Claims 5 and 14, Yamada discloses the following, which Kasebayashi-Tsuda does not expressly disclose:

Wherein the control circuit accesses the first and second memories in synchronism with a first clock signal for the information writing operation and a second

clock signal for the information reading operation (Yamada, Column 3, lines 26-31), and wherein a first frequency of the first clock signal is greater than a second frequency of the second clock signal (Yamada, Column 4, lines 43-52).

The motivation that was utilized in the combination of Claim 4, super, applies equally as well to Claim 5.

Regarding Claims 6 and 15, Kasebayashi-Tsuda discloses wherein the control circuit performs the information writing and reading operation for writing and reading the first information into the first memory and the second information into the second memory in chronological order of accesses executed (Kasebayashi, Figure 3, item 17, Column 6, lines 5-10) when an operation mode of the communications interface apparatus is changed from a low power consumption mode to a regular operation mode (Tsuda, Column 8, lines 11-12; ie. sleep mode to normal operational mode).

Kasebayashi-Tsuda does not expressly disclose wherein the information writing and reading operation is performed without buffering the first and second information in the first-in and first-out memories in an event that the respective first-in and first-out memories of the first and second memories are in a memory empty state after the first and second information stored in the respective first-in and first-out memories of the first and second memories, respectively, are transferred to the register circuit when the operation mode of the communications interface apparatus is changed from a low power consumption mode to a regular operation mode.

In the same field of endeavor, Yamada teaches wherein data is not written (ie. is not buffered) into a FIFO memory in the event that a FULL signal is sent from the memory control circuit, indicating the FIFO memory is full (Yamada, Column 4, lines 12-22).

The motivation that was utilized in the combination of Claim 4, super, applies equally as well to Claim 6.

6. Claims 7-8 and 16-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kasebayashi-Tsuda-Yamada (hereinafter, "KTY") as applied to Claim 4 above in further view of Chuang et al. ("Chuang") (U.S. Patent No. 6,502,159).

KTY discloses the communications interface apparatus according to Claim 6, as described above.

Regarding Claims 7 and 16, KTY does not expressly disclose wherein each of the first and second memories comprises a selection circuit configured to select one of (i) a first data path for the first and second information not via the first and second memories and (ii) a second data path for the first and second information via the respective first and second memories, on an exclusive basis according to a control signal from the control circuit and to output corresponding data to the register circuit through the selected one of the first and second data paths.

In the same field of endeavor (e.g. data transfers between a disk drive apparatus and a host computer), Chuang teaches wherein a circuit (Chuang, Figure 2, item 105, Column 4, lines 22-23) comprises a selection circuit (Chuang, Figure 3, item 120,

Column 4, lines 36-50) configured to select one of (i) a first data path for information not via a memory (Chuang, Table 2, Column 4, lines 26-29) and (ii) a second data path for the information via a memory (Chuang, Table 1, Column 4, lines 23-25), on an exclusive basis according to a control signal from a control circuit (Chuang, Figure 2, item 12, Column 3, lines 56-60) and to output corresponding data to a circuit (Chuang, Figure 3, item 57, Column 3, lines 56-60) through the selected one of the first and second data paths.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined Chuang's teachings of data transfers between a disk drive apparatus and a host computer with the teachings of KTY, for the purpose of greatly reducing system memory usage and bus utilization (see Chuang, Column 3, lines 52-55) and to reduce unnecessary data flow in the system and unnecessary consumption of system resources (see Chuang, Column 3, lines 60-64). KTY also provides motivation to combine by stating it is an object of the invention to increase efficiency in a disc apparatus that communicates with a host system (see Kasebayashi, Column 2, lines 18-23).

Regarding Claims 8 and 17, KTY discloses wherein the control circuit comprises:

A data writing circuit block configured to write the first and second information into the first and second memories, respectively, in accordance with an access performed by the host computer (Kasebayashi, Figure 3, item 17, Column 6, lines 5-10);

Art Unit: 2111

A data reading circuit block configured to start reading the first and second information from the first and second memories, respectively, upon a time the write control circuit block starts writing the first and second information into the first and second memories, respectively (Kasebayashi, Figure 3, item 17, Column 6, lines 5-10);

A status detecting circuit block configured to detect memory statuses of the first-in and first-out memories included in the respective first and second memories and to output a status signal representing the memory statuses detected (Yamada, Column 4, lines 12-22; see combination of Claim 6 above); and

A selection control circuit block configured to control accesses to the respective first and second memories in accordance with a status as to whether the operation mode of the communications interface apparatus is the low power consumption mode and the status signal output from the status detecting circuit block (Yamada, Column 4, lines 12-22 and Tsuda, Column 8, lines 11-12; see combination of Claim 6 above).

KTY does not expressly disclose wherein the selection control circuit block is configured to control the selection circuits included in the respective first and second memories.

In the same field of endeavor, Chuang teaches wherein a selection control circuit block (Chuang, Figure 2, item 105, Column 4, lines 22-23) is configured to control the selection circuit (Chuang, Figure 3, item 120, Column 4, lines 36-50) included in a circuit in accordance with a status from a control circuit (Chuang, Figure 2, item 12, Column 3, lines 56-60).

Art Unit: 2111

The motivation used in the combination of Claim 7, super, applies equally as well to Claim 8.

7. Claims 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kasebayashi, Tsuda, and Silvester (U.S. Patent No. 6,631,469).

Regarding Claim 19, Kasebayashi teaches a disk drive apparatus (Kasebayashi, Figure 2, item 100), comprising:

An interface circuit for interfacing communications, between the optical disk drive mechanism and a host computer (Kasebayashi, Figure 2, item 105, Column 4, lines 64-66), the interfacing circuit comprising:

An input terminal for receiving data sent from the host computer (Kasebayashi, Figure 2, see connection between items 200 and 105, Column 4, lines 64-66);

A data processor configured to perform a predetermined data processing operation to the data received through the input terminal (Kasebayashi, Figure 2, item 101, Column 4, lines 62-64); and

A buffering circuit block configured to buffer the data received through the input terminal (Kasebayashi, Figure 3, Column 5 line 36 – Column 6 line 13).

Kasebayashi does not expressly teach wherein the disk drive apparatus is an optical disk drive apparatus;

An optical disk drive mechanism;

A clock generator configured to generate a clock signal with which the data processor performs the predetermined data processing operation; and

An operation mode changer configured to control the clock generator to reduce a frequency of the clock signal to a value smaller than a predetermined value to change an operation mode from a regular operation mode to a low power consumption mode; and

Wherein the buffering circuit block includes:

A first data transfer path configured to transfer the data received through the input terminal to the data processor not via a memory, and

A second data transfer path configured to transfer the data received through the input terminal to the data processor via a memory; and

A path selection controller configured to control the buffering circuit block to select the second data transfer path on an exclusive basis when the operation mode is changed from the regular operation mode to the low power consumption mode.

In the same field of endeavor (e.g. reading data from a disc for use by a computer), Tsuda teaches an optical disk drive mechanism (Tsuda, Figure 1, Column 1, lines 19-23);

A clock generator configured to generate a clock signal with which the data processor performs the predetermined data processing operation (Tsuda, Figure 7, item 62, Column 8, lines 11-25); and

An operation mode changer configured to control the clock generator to reduce a frequency of the clock signal to a value smaller than a predetermined value to change an operation mode from a regular operation mode to a low power consumption mode (Tsuda, Column 7 line 56 – Column 8 line 10).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined Tsuda's teachings of reading data from a disc for use by a computer to the teachings of Kasebayashi, for the purpose of providing a disc apparatus having a reduced power consumption during a sleep mode for greater efficiency in a computing system (see Tsuda, Column 3, lines 28-30).

Also in the same field of endeavor (e.g. transfer of data between an I/O device and a processor using a low power mode), Silvester teaches wherein a circuit block includes:

A first data transfer path configured to transfer the data received through an input terminal to a data processor not via a memory (Silvester, Figure 1, see data transfer path between items 100 and 120/125/130), and

A second data transfer path configured to transfer the data received through the input terminal to the data processor via a memory (Silvester, Figure 1, item 116, Column 4, lines 39-47; ie. low power non-volatile memory 116 is only used for data destined for processor 100 from devices 120/125/130 in a low power mode); and

A path selection controller configured to control the buffering circuit block to select the second data transfer path on an exclusive basis when the operation mode is changed from the regular operation mode to the low power consumption mode (Silvester, Figure 1, item 116, Column 4, lines 39-47).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined Silvester's teachings of transfer of data between an I/O device and a processor using a low power mode with the teachings of

Art Unit: 2111

Kasebayashi, for the purpose of continually storing and updating a computer system, but with using very little battery power (see Silvester, Column 2, lines 9-15).

Regarding Claim 20, Silvester teaches wherein the path selection controller selects one of the first and second data transfer paths for a write operation (Silvester, Column 4, lines 42-43).

The motivation that was used in the combination of Claim 19, super, applies equally as well to Claim 20.

Response to Arguments

8. Applicant's arguments filed 12/7/2006 with regards to Claims 1 and 10 have been fully considered but they are not persuasive.

Regarding Claims 1 and 10, Applicant argues that "Kasebayashi does not disclose or suggest a second memory storing second information, sent in association with the first information stored in the first memory and corresponding to said data to be transferred to said host computer, to be written into the register circuit at the specific address indicated by the first information stored in the first memory". The examiner respectfully disagrees. Contrary to Applicant's argument, read section 14 does in fact teach these limitations, see Column 5, lines 57-61. It can be seen that the read unit 14 actively reads data from magnetic disk 13 and separately writes this data to buffer 11 (using two distinct steps), which would indicate that memory internal to read section 14 is necessarily present.

Art Unit: 2111

Therefore, Claims 1 and 10 stand as previously rejected.

9. Applicant's arguments, see pages 16-17, filed 12/7/2006, with respect to the rejection(s) of claim(s) 19-20 under 35 USC 103(a) have been fully considered and are persuasive. Chuang does not appear to route the data based on whether the operation mode of the CD-ROM drive is changed from the regular operation mode to the low power consumption mode. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Kasebayashi, Tsuda, and Silvester (U.S. Patent No. 6,631,469).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Faisal Zaman whose telephone number is 571-272-6495. The examiner can normally be reached on Monday thru Friday, 8 am - 5:30 pm, alternate Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/799,852 Page 16

Art Unit: 2111

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

-4. 2

FM2

Faisal Zaman Examiner Technology Center 2100

Business Center (EBC) at 866-217-9197 (toll-free).

MARK H. RINEHART SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100